JPH0538480Y2 - - Google Patents
Info
- Publication number
- JPH0538480Y2 JPH0538480Y2 JP16360988U JP16360988U JPH0538480Y2 JP H0538480 Y2 JPH0538480 Y2 JP H0538480Y2 JP 16360988 U JP16360988 U JP 16360988U JP 16360988 U JP16360988 U JP 16360988U JP H0538480 Y2 JPH0538480 Y2 JP H0538480Y2
- Authority
- JP
- Japan
- Prior art keywords
- eprom
- pulse
- address
- write
- reset
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 238000010586 diagram Methods 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 230000001960 triggered effect Effects 0.000 description 2
- 238000000034 method Methods 0.000 description 1
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP16360988U JPH0538480Y2 (en]) | 1988-12-16 | 1988-12-16 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP16360988U JPH0538480Y2 (en]) | 1988-12-16 | 1988-12-16 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPH0284200U JPH0284200U (en]) | 1990-06-29 |
JPH0538480Y2 true JPH0538480Y2 (en]) | 1993-09-29 |
Family
ID=31448483
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP16360988U Expired - Lifetime JPH0538480Y2 (en]) | 1988-12-16 | 1988-12-16 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH0538480Y2 (en]) |
-
1988
- 1988-12-16 JP JP16360988U patent/JPH0538480Y2/ja not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
JPH0284200U (en]) | 1990-06-29 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5432748A (en) | Solid state peripheral storage device | |
US4870622A (en) | DRAM controller cache | |
US5033027A (en) | Serial DRAM controller with multi generation interface | |
US5007020A (en) | Method for memory addressing and control with reversal of higher and lower address | |
JPH0312395B2 (en]) | ||
US5835422A (en) | Circuit and method for generating a control signal for a memory device | |
US5172341A (en) | Serial dram controller with multi generation interface | |
JPH0538480Y2 (en]) | ||
EP0415433B1 (en) | Main memory control system | |
US5893168A (en) | Structure and method for memory initialization and power on | |
JPS6130301B2 (en]) | ||
US5946269A (en) | Synchronous RAM controlling device and method | |
JPH0782751B2 (ja) | 半導体記憶装置 | |
JP3092806B2 (ja) | ダイナミック型ランダムアクセスメモリ | |
JPS58215790A (ja) | ダイナミツクramのリフレツシユ回路 | |
US6041015A (en) | Semiconductor type memory device having consecutive access to arbitrary memory address | |
EP0217348B1 (en) | Memory connected state detecting circuit | |
JPS5954098A (ja) | 記憶装置 | |
JP2627370B2 (ja) | 開発支援システム | |
JPS6049421A (ja) | タイミングパルス発生方式 | |
JP2641917B2 (ja) | メモリ素子 | |
JPH07118191B2 (ja) | 半導体メモリ装置 | |
JPH0855077A (ja) | 情報利用回路 | |
JPH0793039B2 (ja) | メモリアドレス制御回路 | |
JPS59127295A (ja) | ダイナミツクメモリのリフレツシユ方式 |